| 
            リ ネイ
            LI NING
           李 寧 所属 工学部 電気電子工学科 職種 助教  | 
      |
| 言語種別 | 英語 | 
| 発行・発表の年月 | 2014/06 | 
| 形態種別 | 国際会議論文 | 
| 査読 | 査読あり | 
| 標題 | A 17-mW 5-Gb/s 60-GHz CMOS Transmitter with fficiency-EnhancedOn-Chip Antenna | 
| 執筆形態 | 共著 | 
| 掲載誌名 | IEEE Radio Frequency Integrated Circuit Symposium Digest Papers | 
| 掲載区分 | 国内 | 
| 概要 | A 60-GHz CMOS transmitter with on-chip antenna for high-speed short-range ireless interconnection is presented. The radiation efficiency of the on-chip antenna is doubled using substrate loss improvement techniques. The transmitter fabricated in a 65-nm CMOS process achieves over 5Gb/s data rate with anEVM performance of −12 dB for BPSK modulation. The whole transmitter consumes 17 mW from a 1.2-V supply and occupies a core area of 0.64 mm2 including the on-chip antenna.
 副筆  |